

Optimized Virtex-4 FPGA Self Hosting Configuration Management

Chen Wei Tseng¹, Carl Carmichael¹, and Greg Allen²

¹Xilinx
²JPL

Driving Causes


- Cost!
- Flexibility
- Risk Mitigation

Future Development

- Official software support
- Column or row based operation
- Multiple device chained setup
- One click IP insertion with TMRTool


Soft Setup

- Bitstream manipulation
 - Store all readback commands
 - Store all SEFI check commands
 - SEU detection and correction is simply counter
 - BRAM data integrity error detection and correction
- Independent module that can be plugged into any design
- Constraints separating TMR domains to eliminate DCE or MBU



Test Environment

- Texas A&M Cyclotron Institute & Lawrence Berkeley Nation Lab
- Source: Ne, Ar



IP Core Performance

Device	Detection and Correction Cycle Time*	Resource Utilization (% of available device slices)**
SX55	0.28 Sec	3.5%
FX60	0.26 sec	3.4%
FX140	0.6 sec	1.3%
LX200	0.6 sec	1.0%


*Design running with SMAP 8 Bit interface at 20MHz. Divide the cycle time by four if SMAP32 interface is implemented.
**TMR IP with full device readback. Divide the number by 2 for scrub only TMR version IP.

Test Results

LET (MeV * cm ² /mg)	Flux (particles/cm ² sec)	Expected SEFI Cross Section (cm ²)	Self Scrubber SEFI Cross Section (cm ²)	Self Scrubber Failure Cross Section (cm ²)
5.3	5.5x10 ³	2.82x10 ⁻⁷	4.17x10 ⁻⁷	NA
5.3	5.27x10 ³	2.82x10 ⁻⁷	2.00x10 ⁻⁷	NA
7.27	3.3x10 ⁴	4.93x10 ⁻⁷	6.17x10 ⁻⁷	1.44x10 ⁻⁶
7.27	1.2x10 ⁴	4.93x10 ⁻⁷	6.86x10 ⁻⁷	6.86x10 ⁻⁷
7.27	3.88x10 ³	4.93x10 ⁻⁷	4.93x10 ⁻⁷	2.46x10 ⁻⁷
9	4.8x10 ⁴	6.38x10 ⁻⁷	8.50x10 ⁻⁷	7.00x10 ⁻⁷
9	8.6x10 ³	6.38x10 ⁻⁷	7.83x10 ⁻⁷	3.23x10 ⁻⁷

Test Design Setup

- DUT: XQV4LX200
- Supporting devices (Not irradiated):
 - Configuration storage: XCF32P + XCF32P
 - Watchdog: XC2VP70
- Design:
 - VHDL based
 - Triplication by Xilinx TMRTool
 - Source code available upon request
 - Functionality test: DCM
- Functional Monitor:
 - Monitor DCM outputs to ensure device function
 - Monitor number of PROG reset



*Denotes weak pull up on signal

**Denotes weak pull down on signal

IP Core Implementation

- SMAP8 interface
- Support for generic memory with data valid input
- All FF periodically reset
- No configuration commands stored in IP
- Support SRL16/LUTRAM implementation
- SMAP, POR, GSIG, FAR SEFI detection
 - GSIG and POR SEFI detected though watchdog circuit
- Heartbeat signal to indicate Core status.
- Optional Error detection with CRC16 or CRC32
 - Correction occurs after mismatching CRC

